The Synopsys DesignWare® Few Time Programmable (FTP) Trim Non-Volatile Memory (NVM) IP provides the capability of reprogrammable NVM in a standard CMOS and Bipolar-CMOS-DMOS (BCD) processes. Optimized for area and performance, the IP is designed for trim applications that require post package programming, in-field updates, or calibration at multiple temperatures. The reprogrammable NVM IP enables multiple time programmable (MTP) flexibility in similar overall area to one time programmable (OTP) solutions and requires no additional masks or processing steps.
Delivered as a hard IP block, the DesignWare FTP Trim NVM IP operates from a single core supply and includes all the necessary support and control circuitry, including all high-voltage generation and distribution required for programming.
The NVM IP reduces test costs and time by up to 3x by increasing the programming speed for special test modes and simplifying the IP complexity. For example, the IP includes bulk operations that enable designers to program the entire array in a single faster operation. In addition, designers can select test conditions and test limits that emulate temperature effects, thereby eliminating the need for testing across temperatures.