Design & Reuse
Catalog of SIP Cores
System on Chip design resources

One Port Register File Compiler IP, UMC 0.13um SP/FSG process

UMC 0.13um SP/FSG Logic process high density synchronous Single Port Register File SRAM memory compiler....