English
Configurable PCI Express 3.0, 2.0, 1.1 Controller IP for ASIC/SoC
You are here:
One Port Register File Compiler IP, UMC 40nm LP process
UMC 40nm LP Logic process Single Port Register File memory compiler with LVT peripheral.
View One Port Register File Compiler IP, UMC 40nm LP process full description to...
- see the entire One Port Register File Compiler IP, UMC 40nm LP process datasheet
- get in contact with One Port Register File Compiler IP, UMC 40nm LP process Supplier
Memory IP
- The SST SuperFlash® IP is an embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability.
- HBM Subsystem IP Gen2
- High Performance DDR4/3 Memory Controller
- High-Speed, High-Density and Low Power Memory Compilers and Logic Libraries for TSMC (65nm, 40nm, 28nm, 16nm)
- Hyperbus Flash Memory Controller
- Dual Port SRAM compiler - Memory optimized for high density and low power - Dual Rail - compiler range up to 288 k