Design & Reuse

One Port Register File Compiler IP, UMC 40nm LP process

UMC 40nm LP Logic process Single Port Register File memory compiler with LVT peripheral....