English
You are here:
One Port Register File Compiler IP, UMC 40nm LP process
UMC 40nm LP One Port Register File with Sleep/retention/Nap mode feature.
View One Port Register File Compiler IP, UMC 40nm LP process full description to...
- see the entire One Port Register File Compiler IP, UMC 40nm LP process datasheet
- get in contact with One Port Register File Compiler IP, UMC 40nm LP process Supplier
Memory IP
- HBM2/2E PHY
- High Performance DDR4/3 Memory Controller
- The SST SuperFlash® IP is an embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability.
- Memory (SRAM, DDR, NVM) encryption solution
- Anti Row-Hammer / Memory Attacks
- High-Speed, High-Density and Low Power Memory Compilers and Logic Libraries for TSMC (65nm, 40nm, 28nm, 16nm)