English
You are here:
One Port Register File Compiler IP, UMC 40nm LP process
UMC 40nm LP One Port Register File with Sleep/retention/Nap mode feature.
View One Port Register File Compiler IP, UMC 40nm LP process full description to...
- see the entire One Port Register File Compiler IP, UMC 40nm LP process datasheet
- get in contact with One Port Register File Compiler IP, UMC 40nm LP process Supplier
Memory IP
- The SST SuperFlash® IP is an embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability.
- SiFive: HBM Subsystem IP Gen2
- High-Speed, High-Density and Low Power Memory Compilers and Logic Libraries for TSMC (65nm, 40nm, 28nm, 16nm)
- Multi Rate SerDes PHY - TSMC 28nm HPC+
- GDDR6 Memory Controller
- sROMet compiler - Memory optimized for high density and high speed - compiler range up to 2M