English
You are here:
One Port Register File Compiler IP, UMC 55nm SP process
UMC 55nm Standard Performance Low-K Logic process synchronous Single Port Register File SRAM using 0.425-Bit cell memory compiler.
View One Port Register File Compiler IP, UMC 55nm SP process full description to...
- see the entire One Port Register File Compiler IP, UMC 55nm SP process datasheet
- get in contact with One Port Register File Compiler IP, UMC 55nm SP process Supplier