English
You are here:
One Port Register File Compiler IP, UMC 55nm SP process
UMC 55nm Standard Performance Low-K Logic process synchronous Single Port Register File SRAM using 0.425-Bit cell memory compiler.
View One Port Register File Compiler IP, UMC 55nm SP process full description to...
- see the entire One Port Register File Compiler IP, UMC 55nm SP process datasheet
- get in contact with One Port Register File Compiler IP, UMC 55nm SP process Supplier
Memory IP
- The SST SuperFlash® IP is an embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability.
- HBM Subsystem IP Gen2
- High Performance DDR4/3 Memory Controller
- xSPI Flash Memory Controller
- HBM2/2E PHY
- High-Speed, High-Density and Low Power Memory Compilers and Logic Libraries for TSMC (65nm, 40nm, 28nm, 16nm)