Design & Reuse

One Port Register File Compiler IP, UMC 55nm SP process

UMC 55nm Standard Performance Low-K Logic process synchronous Single Port Register File SRAM using 0.425-Bit cell memory compiler....