Design & Reuse

One Port Register File Compiler IP, UMC 90nm SP process

UMC 90nm SP/RVT low_K Logic process synchronous One Port Register File....