English
High Performance Second Generation Extended MIPI CSI2 Receiver
You are here:
ONFI 3.0 NV-DDR2 PHY
The ONFI 3.0 NV-DDR2 PHY, compliant to ONFI 3.0 electrical interface, delivered in hard macro, is process technology proven and easy to integrate. This ONFI 3.0 PHY, supporting NV-DDR2 up to 400MT/s with capability of scaling speed, accelerates time-to-market by reducing SoC designers’ development time otherwise spent on ensuring high speed signal integrity
View ONFI 3.2 NV-DDR2 PHY in GDSII full description to...
- see the entire ONFI 3.2 NV-DDR2 PHY in GDSII datasheet
- get in contact with ONFI 3.2 NV-DDR2 PHY in GDSII Supplier
Block Diagram of the ONFI 3.0 NV-DDR2 PHY
ONFI PHY IP
- ONFI 4.1 NAND Flash Controller & PHY & IO Pads on 12nm
- ONFI 4.1 NAND Flash Controller & PHY & IO Pads on 28nm
- ONFI 4.1 NAND Flash Controller & PHY & IO Pads on 16nm
- ONFI 4.0 NAND Flash Controller & PHY
- ONFI PHY Compensation Block for ONFI4.0 application; UMC 40nm LP/RVT Logic Process
- NAND Flash ONFi 4/Toggle 2 PHY with Soft DLL