Camera SLVS-EC v.2.0 5.0Gbps / MIPI D-PHY v2-1 4.5Gbps combo Receiver 4-Lane
PAD - HHGrace 110nm ULL
Features
- Ultra-low size DUP-PAD total solution
- Standard I/O size is low to 72um*40um
- HBM ESD: ±2000V; MM: ±200V; CDM: ±500V; LU: 150mA
View PAD - HHGrace 110nm ULL full description to...
- see the entire PAD - HHGrace 110nm ULL datasheet
- get in contact with PAD - HHGrace 110nm ULL Supplier
PAD IP
- A 28nm Wirebond IO library with dynamically switchable 1.8V/ 3.3V GPIO, 5V I2C open-drain, 1.8V & 3.3V analog, OTP program cell, and HDMI & LVDS protection macros - featured across a variety of metal stack and pad configuration options
- LVDS IO Pad Set
- RF I/O Pad Set and Discrete RF ESD Protection Components
- DDR3_DDR4 IO Pad Set
- SSTL_15 / SSTL_18 Combo I/O Pad Set
- I2C IO Pad Set