English
You are here:
Parameterizable ROM Built In Self Test Controller
Features
- Fully static, synthesizable ROM BIST
- ROM Structure independent CRC Algorithms
- Master Slave, simultaneous multiple ROM Test
- Optional transparent Bypass Mode (hidden ROM test during scan test)
- Optional Zero Output
- BIST Logic Scan testable
- JTAG controllable
View Parameterizable ROM Built In Self Test Controller full description to...
- see the entire Parameterizable ROM Built In Self Test Controller datasheet
- get in contact with Parameterizable ROM Built In Self Test Controller Supplier