English
Multiplexing transceiver with 4 CSI2 inputs and a single CSI2 output
You are here:
PCI Express Gen2 PHY IP, PCIe Gen-2, 1 Lanes, UMC 55nm SP process
PCIE Gen.II, UMC 55nm SP/RVT Low-K Logic process.
View PCI Express Gen2 PHY IP, PCIe Gen-2, 1 Lanes, UMC 55nm SP process full description to...
- see the entire PCI Express Gen2 PHY IP, PCIe Gen-2, 1 Lanes, UMC 55nm SP process datasheet
- get in contact with PCI Express Gen2 PHY IP, PCIe Gen-2, 1 Lanes, UMC 55nm SP process Supplier
PCIe PHY IP
- PCIe 5.0 PHY in TSMC (16nm)
- PHY/PCS Logical Sub-Block IP Core for PCIe supporting PCIe 5.0, 4.0, 3.1 PHY/PMA and compliant to the PIPE 5.2 and 4.4.1 Specifications
- PCIe 4.0 PHY in GlobalFoundries (14nm)
- PCIe 4.0 PHY in Samsung (14nm)
- PCIe 4.0 PHY in TSMC (28nm, 16nm, 12nm, 7nm)
- 32G Multi Rate SerDes PHY - GlobalFoundries 22FDX