PCI Express (PCIe) 5.0 Controller
The Cadence® Controller IP for PCIe 5.0 provides the logic required to integrate a root complex (RC), endpoint (EP), or dual mode (DM) controller into any system-on-chip (SoC). Compliant with PCIe 5.0, 4.0, 3.1, 2.1, and 1.1 specifications, the Controller IP has over 100 configuration features to customize the controller to the specific needs of any computing, networking, or storage application. The Controller IP is engineered to quickly and easily integrate into any SoC and connect seamlessly to a Cadence or thirdparty PIPE 5.x- or PIPE 4.4.1-compliant PHY. Client applications access the controller through an industry-standard Arm® AMBA® 3 or 4 AXI interface or through a native Cadence Host Adaptation Layer (HAL/HLS) interface.
View PCI Express (PCIe) 5.0 Controller full description to...
- see the entire PCI Express (PCIe) 5.0 Controller datasheet
- get in contact with PCI Express (PCIe) 5.0 Controller Supplier
PCIe 5.0 IP
- PCIe 5.0 PHY in TSMC (16nm)
- PCIe 5.0 Customizable Embedded Multi-port Switch
- PCIe 5.0 Controller supporting Endpoint, Root Port, Switch, Bridge and advanced features
- PCIe 5.0 Controller with AMBA AXI interface
- PHY/PCS Logical Sub-Block IP Core for PCIe supporting PCIe 5.0, 4.0, 3.1 PHY/PMA and compliant to the PIPE 5.2 and 4.4.1 Specifications
- Configurable controllers for PCIe 5.0 supporting Endpoint, Root Complex, Switch Port, and Dual Mode applications