English
NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
You are here:
PCI-X Arbiter Supporting 66 / 100 / 133MHz
In PCI-X systems, a central controller is used to manage bus ownership. This controller, called arbiter, selects the next master during
The PCIXarbiter core implements this function. It is compliant with the PCI-X Addendum to the PCI Local Bus Specification, revision 1.0a.
The PCIXarbiter core implements this function. It is compliant with the PCI-X Addendum to the PCI Local Bus Specification, revision 1.0a.
View PCI-X Arbiter Supporting 66 / 100 / 133MHz full description to...
- see the entire PCI-X Arbiter Supporting 66 / 100 / 133MHz datasheet
- get in contact with PCI-X Arbiter Supporting 66 / 100 / 133MHz Supplier