English
Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
You are here:
PCIe 2.0 Serdes PHY IP, Silicon Proven in TSMC 40ULP
The full gamut of PCIe 2.0 Base operations is covered by PCIe 2.0 transceiver IP. It conforms to the PIPE 3.0 standard. This IP combines high-speed mixed signal circuits to handle PCIe 2.0 traffic at 5Gbps and is backward compatible with PCIe 1.0 data rate at 2.5Gbps. It is intended to consume less power and have a small die area. The requirements for various channel conditions can be fulfilled by the PCIe 2.0 IP owing to its support for both TX and RX equalisation techniques.
View PCIe 2.0 Serdes PHY IP, Silicon Proven in TSMC 40ULP full description to...
- see the entire PCIe 2.0 Serdes PHY IP, Silicon Proven in TSMC 40ULP datasheet
- get in contact with PCIe 2.0 Serdes PHY IP, Silicon Proven in TSMC 40ULP Supplier
Block Diagram of the PCIe 2.0 Serdes PHY IP, Silicon Proven in TSMC 40ULP
