English
MIPI CSI2 rev 2.0 transmitter/controller for FPGA, with 8 lanes and 2.5Gbps per lane
You are here:
PCIe 2.0 Serdes PHY IP, Silicon Proven in TSMC 7nm
A comprehensive selection of PCIe 2.0 Base applications is offered by PCIe 2.0 transceiver IP. It complies with the requirements of PIPE 3.0. In order to enable PCIe 2.0 traffic at 5Gbps and be backward compatible with PCIe 1.0 data rate at 2.5Gbps, this IP includes high-speed mixed signal circuits. It is designed to consume less power and have a small die area. The needs for various channel conditions may be met by the PCIe 2.0 IP thanks to its support for both TX and RX equalization methods.
View PCIe 2.0 Serdes PHY IP, Silicon Proven in TSMC 7nm full description to...
- see the entire PCIe 2.0 Serdes PHY IP, Silicon Proven in TSMC 7nm datasheet
- get in contact with PCIe 2.0 Serdes PHY IP, Silicon Proven in TSMC 7nm Supplier
Block Diagram of the PCIe 2.0 Serdes PHY IP, Silicon Proven in TSMC 7nm
