32-Bit RISC-V Embedded Processor and Subsystem, Maps ARM M-0 to M-4. Optimal PPA,
PCIe 2.1 Controller with the PHY Interface for PCI Express (PIPE) specification and native user interface support
View PCIe 2.1 Controller with the PHY Interface for PCI Express (PIPE) specification and native user interface support full description to...
- see the entire PCIe 2.1 Controller with the PHY Interface for PCI Express (PIPE) specification and native user interface support datasheet
- get in contact with PCIe 2.1 Controller with the PHY Interface for PCI Express (PIPE) specification and native user interface support Supplier
PCIe IP
- PCIe 5.0 Integrity and Data Encryption Security Module
- PCIe 6.0 Integrity and Data Encryption Security Module
- PCIe 6.0 PHY in TSMC (N6, N5, N3P, N3E)
- PCIe Controller Testbench
- PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency
- 56G Serdes in 7nm bundled with PCie Gen 5 controller IP