Low-leakage LDO in TSMC 22ULL to supply logic and analog domains (up to 3.63V input supply)
PCIe 3.0 PHY IP with 8GT/s optimized for low power consumption (Silicon Proven in TSMC 28HPC+)
additional PLL control, reference clock control, and embedded power gating control. Also, since aforementioned low power mode setting is configurable, the PHY is widely applicable for various scenarios under different consideration of power consumption.
T2M offers best in class highly configurable PCIe 3.0 PHY, targeted for both enterprise and client application, complaint to PCie 3.0 specification and ECN 1.0a. The PHY IP is designed to support a wide range of applications and can provides maximum throughput through its eight lanes
configuration. The customer has a choice to customize it for lower data rates (Gen2) or lower number of lanes. It also supports L1 sub states L1.1 and L1.2 which enables its seamless integration in power constraint applications, while keeping low in the silicon area.
T2M offers an option of complete integrated PCIe 3.0 hard IP including controller as a complete system solution.
View PCIe 3.0 PHY IP with 8GT/s optimized for low power consumption (Silicon Proven in TSMC 28HPC+) full description to...
- see the entire PCIe 3.0 PHY IP with 8GT/s optimized for low power consumption (Silicon Proven in TSMC 28HPC+) datasheet
- get in contact with PCIe 3.0 PHY IP with 8GT/s optimized for low power consumption (Silicon Proven in TSMC 28HPC+) Supplier
Block Diagram of the PCIe 3.0 PHY IP with 8GT/s optimized for low power consumption (Silicon Proven in TSMC 28HPC+)
pcie3.0ip IP
- PCIe 5.0 Controller IP supporting Root Complex, End Point, Switch Port compliant with PCIe 5.0/4.0/3.0/2.0/1.0 and fully synthesizable
- PCIe 4.0 SerDes PHY IP (Silicon Proven in UMC 28HPC)
- Quad Lane 5Gbps PCIe 2.0 PHY IP (Silicon Proven in TSMC 22ULP/ULL)
- 5G PHY IP for PCIe 2.0 (Silicon Proven in TSMC 55ULP / 65ULP)
- PCIe Gen2 PHY IP (Silicon Proven in SMIC 40LL)
- PCIe 2.0 PHY IP (Silicon Proven in SMIC 55LL/ SP/ EF)