PCIe 3.0 Serdes PHY IP, Silicon Proven in SMIC 28SF
T2M provides the best-in-class, highly configurable PCIe 3.0 PHY that complies with ECN 1.0a and PCie 3.0 specifications and is aimed at both client and corporate applications. The eight-lane arrangement of the PHY IP allows for maximum throughput while supporting a wide range of applications. It can be tailored by the client for lower data rates (Gen2) or fewer lanes. Additionally, it offers L1 substates L1.1 and L1.2, allowing for easy integration in applications with strict power requirements while maintaining minimal silicon area.
View PCIe 3.0 Serdes PHY IP, Silicon Proven in SMIC 28SF full description to...
- see the entire PCIe 3.0 Serdes PHY IP, Silicon Proven in SMIC 28SF datasheet
- get in contact with PCIe 3.0 Serdes PHY IP, Silicon Proven in SMIC 28SF Supplier
PCIe 3.0 IP
- PCIe 5.0 Customizable Embedded Multi-port Switch
- PCIe 5.0 Controller supporting Endpoint, Root Port, Switch, Bridge and advanced features
- PCIe 5.0 Controller with AMBA AXI interface
- PCIe 4.0 Controller supporting Endpoint, Root Port, Switch, Bridge and advanced features
- PHY/PCS Logical Sub-Block IP Core for PCIe supporting PCIe 5.0, 4.0, 3.1 PHY/PMA and compliant to the PIPE 5.2 and 4.4.1 Specifications
- 1 to 64 Gbps PCI-Express (PCIe) 6.0 and CXL 3.0 PHY