PCIe 3.1 Serdes PHY IP, Silicon Proven in TSMC 40LP
View PCIe 3.1 Serdes PHY IP, Silicon Proven in TSMC 40LP full description to...
- see the entire PCIe 3.1 Serdes PHY IP, Silicon Proven in TSMC 40LP datasheet
- get in contact with PCIe 3.1 Serdes PHY IP, Silicon Proven in TSMC 40LP Supplier
pcie 3.1 ip IP
- PCIe 5.0 Controller supporting Endpoint, Root Port, Switch, Bridge and advanced features
- PCIe 5.0 Controller with AMBA AXI interface
- PCIe 5.0 Customizable Embedded Multi-port Switch
- PCIe 4.0 Controller supporting Endpoint, Root Port, Switch, Bridge and advanced features
- PCIe 4.0 Controller with AMBA AXI interface
- Configurable controllers for PCIe 3.1 supporting Endpoint, Root Complex, Switch Port, and Dual Mode applications