English
8kx8 Bits OTP (One-Time Programmable) IP, X-FA- 0.18μm XH018 Modular Mixed Signal Process
You are here:
PCIe 4.0 PHY in TSMC(6nm,7nm,12nm,16nm)
M31 PCIe 4.0 PHY IP provides high-performance, multi-lane capability and low power architecture for high-bandwidth applications. The PCIe 4.0 IP supports a complete range of PCIe 4.0 Base applications and is compliant with the PIPE 4.4.1 specification. The IP integrates high-speed mixed signal circuits to support 16Gbps PCIe 4.0 traffic and is backward compatible with 8.0Gbps PCIe 3.1, 5.0Gbps PCIe 2.1 and 2.5Gbps PCIe 1.1 data rates. With the support of TX and RX equalization techniques, the PCIe 4.0 IP is designed to meet the requirements of different channel conditions.
View PCIe 4.0 PHY in TSMC(6nm,7nm,12nm,16nm) full description to...
- see the entire PCIe 4.0 PHY in TSMC(6nm,7nm,12nm,16nm) datasheet
- get in contact with PCIe 4.0 PHY in TSMC(6nm,7nm,12nm,16nm) Supplier
PCIe 4.0 IP
- PCIe 5.0 Controller supporting Endpoint, Root Port, Switch, Bridge and advanced features
- PCIe 5.0 Controller with AMBA AXI interface
- PCIe 5.0 Customizable Embedded Multi-port Switch
- PCIe 4.0 PHY in TSMC (28nm, 16nm, 12nm, N7, N3P)
- PCIe 4.0 Controller supporting Endpoint, Root Port, Switch, Bridge and advanced features
- PCIe 4.0 Controller with AMBA AXI interface