English
You are here:
PCIe 4/5 Refenece Clock PLL with SSCS - GLOBALFOUNDRIES 12LP+
Analog Bits’ Programmable SERDES provides a Physical Media Attachment (PMA) Layer and synthesizable Physical Coding Sublayer (PCS). The integrated PHY for PCIe 4.0 operates at 2.5Gbps, 5Gbps, 8Gbps and 16Gbps, and is designed to meet higher performance standards required for enterprise market applications. The PHY additionally features an interface capability that allows integration with other customer-designed serial protocol PCS layers at any baud rate up to 16Gbps. The PMA is delivered as a hard macro while the fully-synthesizable soft PCS includes performing all necessary calibration and self-test functions. The universal PHY architecture allows forming arbitrarily wide efficient links by being independent of the need for a common CMU.
View PCIe 4/5 Refenece Clock PLL with SSCS - GLOBALFOUNDRIES 12LP+ full description to...
- see the entire PCIe 4/5 Refenece Clock PLL with SSCS - GLOBALFOUNDRIES 12LP+ datasheet
- get in contact with PCIe 4/5 Refenece Clock PLL with SSCS - GLOBALFOUNDRIES 12LP+ Supplier
PLL IP
- TSMC CLN7FF 7nm Clock Generator PLL - 800MHz-4000MHz
- TSMC CLN7FFLVT 7nm Deskew PLL - 300MHz-1500MHz
- TSMC CLN7FF 7nm Spread Spectrum PLL - 700MHz-3500MHz
- TSMC CLN7FF 7nm Ultra PLL - 15MHz-3250MHz
- Ultra Low Area Frequency Synthesizer PLL (5nm - 90nm)
- Ultra-low Jitter Fractional-N Frequency Synthesizer PLL (5nm - 180nm)