Design & Reuse
Catalog of SIP Cores
System on Chip design resources

PCIe 6.0 / 5.0 PHY (4nm) SF4X

The PCIe PHY IP consists of hardmacro PMA and softmacro PMD compliant to PCIe Base 6.0 and 5.0 specification. This IP offers a cost-effective and low-...