English
MIPI RFFE Master Controller IP Core (Compliant with version 3.0 MIPI RFFE Specifications)
You are here:
PCIe Gen 6 SerDes IP - up 112G LR ethernet
Multiprotocol low latency, low power SERDES IP.
Support 7nm and 6nm foundry process at leading foundry
Available for design in now
Support 7nm and 6nm foundry process at leading foundry
Available for design in now
View PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency full description to...
- see the entire PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency datasheet
- get in contact with PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency Supplier
112G IP
- 1-56/112G Multi-protocol Serdes (Interlaken, JESD204, CPRI, Ethernet, OIF/CEI)
- Low Latency & size Interlaken core for ASIC or FPGA, up to 1,000Gbps, 32 lanes, 112G/lane
- DesignWare 112G Ethernet PHY IP in TSMC N5
- DesignWare 112G Ethernet PHY IP for TSMC N7 Process
- DesignWare 112G USR/XSR PHY IP on TSMC N7
- 400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency