English
AES-ECB 1 Billion Trace DPA & Fault Injection Resistant Crypto Accelerator
You are here:
Peripheral Direct Memory Access Controller
The CC-PDMA-AXI-AXI is a synthesisable Verilog model of a peripheral direct memory access controller. The PDMA core can be efficiently implemented on FPGA and ASIC technologies.
View Peripheral Direct Memory Access Controller full description to...
- see the entire Peripheral Direct Memory Access Controller datasheet
- get in contact with Peripheral Direct Memory Access Controller Supplier
Block Diagram of the Peripheral Direct Memory Access Controller IP Core
DMA IP
- AXI DMA Back-End Core
- PCIe 5.0 Controller with AMBA AXI interface
- PCIe 2.1 Controller supporting Root Port, Endpoint, Dual-mode Configurations, with Built-in DMA and Configurable AMBA AXI Interconnect
- PCIe 1.1 Controller supporting Root Port, Endpoint, Dual-mode Configurations, with Built-in DMA and Configurable AMBA AXI Interconnect
- AXI4 Memory-Mapped to/from AXI4-Stream DMA
- High-performance PCIe-AXI Bridge and/or scatter-gather DMA