The OT3122t130 is a flexible clock multiplier PLL function with a wide range of input and output frequencies and is designed for the TSMC 0.13µ LP or GP CMOS processes. The design features an advanced multi-stage balanced VCO for exceptional cycle to cycle jitter performance.
This function is also available for TSMC, SMIC, IBM and ams 180nm.
View
PLL for TSMC 130nm LP
full description to...
see the entire
PLL for TSMC 130nm LP
datasheet
get in contact with
PLL for TSMC 130nm LP
Supplier
Block Diagram of the PLL for TSMC 130nm LP IP Core
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.