Design & Reuse
Catalog of SIP Cores
System on Chip design resources

PLL (Frequency Synthesizer) IP, Input: 66.66MHz, Output: 400MHz - 800MHz, UMC 0.13um HS/FSG process

Input 66.66MHz, output 400M-800MHz, frequency synthesizable PLL, UMC 0.13um HS/FSG Logic process....