English
You are here:
Power On Reset Circuit
The S3PORSM90LP is a low-power reset circuit that initialises digital circuitry after power on. The reset signal is set by the level of the power supply and can be delayed by an internal RC oscillator and counter.
Features
- 90nm SMIC Logic LP Process, 6 Metals Used
- Single 1.2V Supply
- Low Quiescent Current Consumption < 20uW
- Power-Down and Test Modes
- Compact Die Area: 0.04mm2
- Analog Test Input Signal Port
Benefits
- No Analog Options
- Low Power
- No External Components
- Small Die Area
View Power On Reset Circuit full description to...
- see the entire Power On Reset Circuit datasheet
- get in contact with Power On Reset Circuit Supplier
Power Management IP
- eFPGA Tile with power management for TSMC 40ULP & 40LP
- Intelligent Sensor and Power Management Design Platform
- Power Management Unit (2.3 - 3.0V output voltage, load current 150mA)
- Customizable Power Management Platform
- SC7 Power Management Kit - AngstremT 90 nm AT90LP
- SC8 Power Management Kit - GLOBALFOUNDRIES 55 nm 55LPX