NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
POWER ON RESET FOR 5V SUPPLY
The inbuilt timer in POR generates a delays in the power-up to keep the chip in desired configuration. Once the supply is in safe limits and defined delay is provided, the POR generates a negative pulse to reset the core circuits. Thus, when reset is released the core is always in a defined state.
View POWER ON RESET FOR 5V SUPPLY full description to...
- see the entire POWER ON RESET FOR 5V SUPPLY datasheet
- get in contact with POWER ON RESET FOR 5V SUPPLY Supplier