English
130nm FTP Non Volatile Memory for Standard CMOS Logic Process
You are here:
- Silicon IP Catalog >
- Other >
- Arithmetic & Mathematic >
- Divider-Reciprocal >
- Integer Divider-Reciprocal
Programmable 9-bit CMOS frequency divider (2…511 dividing ratio)
The programmable CMOS frequency divider is a set of 8 serially connected dividers with the varied dividing ratio 2/3. This structure is especially effective for wide range of dividing ratio since the number of triggers to accomplish the specified ratio is minimized. The dividing ratio is 2…511.
Input frequency is 88...500 MHz.
The block is fabricated on iHP SiGe BiCMOS 0.25 um (SGB25V) technology.
Input frequency is 88...500 MHz.
The block is fabricated on iHP SiGe BiCMOS 0.25 um (SGB25V) technology.
Features
- iHP SGB25V
- Range of dividing ratio 2…511
- Maximum input frequency 500 MHz
- Compact structure
- Supported foundries: TSMC, UMC, Global Foundries, SMIC, iHP, AMS, Vanguard, SilTerra
Deliverables
- Schematic or NetList
- Abstract model (.lef and .lib files)
- Layout view (optional)
- Behavioral model (Verilog)
- Extracted view (optional)
- GDSII
- DRC, LVS, antenna report
- Test bench with saved configurations (optional)
- Documentation
Applications
- PLL frequency synthesizer
View Programmable 9-bit CMOS frequency divider (2…511 dividing ratio) full description to...
- see the entire Programmable 9-bit CMOS frequency divider (2…511 dividing ratio) datasheet
- get in contact with Programmable 9-bit CMOS frequency divider (2…511 dividing ratio) Supplier
CMOS frequency divider N-divider
- Programmable CMOS frequency divider (32...16383 dividing ratio)
- Programmable CMOS frequency divider (56..16383 dividing ratio)
- Programmable CMOS HF divider (16…4095 dividing ratio)
- Programmable frequency divider (56 to 16383 dividing ratio)
- Ultra-Low Power Fractional-N digital PLL for IoT Applications in 40nm CMOS
- Dual WideBand Frequency Synthesizer with Integrated VCO and Loop Filter