English
You are here:
Quad Lane 5Gbps PCIe 2.0 PHY IP (Silicon Proven in TSMC 22ULP/ULL)
The PCIe2.0 PHY IP is a complete physical layer (PHY) IP solution designed for automotive and consumer applications. Compliant with the PCIe2.0 base specifications, the PHY IP integrates mixed-signal circuits to support both 2.5GT/s and 5.0GT/s data transmission rates. The PCIe2.0 PHY IP consists of both the Physical Media Attachment (PMA) layer and the Physical Coding Sublayer (PCS), and connects easily to either the PCIe2.0 MAC layer using the standard PIPE-3.0 interface.
The PCIe2.0 PHY IP transceiver is optimized for low power consumption.
The PCIe2.0 PHY IP comprises a complete on-chip physical transceiver solution with Electro Static Discharge (ESD) protection, built-in self test module with embedded jitter injection, and a dynamic equalization circuit that ensures full support for high-performance designs
The PCIe2.0 PHY IP transceiver is optimized for low power consumption.
The PCIe2.0 PHY IP comprises a complete on-chip physical transceiver solution with Electro Static Discharge (ESD) protection, built-in self test module with embedded jitter injection, and a dynamic equalization circuit that ensures full support for high-performance designs
View Quad Lane 5Gbps PCIe 2.0 PHY IP (Silicon Proven in TSMC 22ULP/ULL) full description to...
- see the entire Quad Lane 5Gbps PCIe 2.0 PHY IP (Silicon Proven in TSMC 22ULP/ULL) datasheet
- get in contact with Quad Lane 5Gbps PCIe 2.0 PHY IP (Silicon Proven in TSMC 22ULP/ULL) Supplier
pcie2.0ip IP
- PCIe 5.0 Controller IP supporting Root Complex, End Point, Switch Port compliant with PCIe 5.0/4.0/3.0/2.0/1.0 and fully synthesizable
- PCIe 2.0 PHY IP with 5GT/s (Silicon Proven in TSMC 28HPC+)
- PCIe 4.0 SerDes PHY IP (Silicon Proven in UMC 28HPC)
- 5G PHY IP for PCIe 2.0 (Silicon Proven in TSMC 55ULP / 65ULP)
- PCIe Gen2 PHY IP (Silicon Proven in SMIC 40LL)
- PCIe 2.0 PHY IP (Silicon Proven in SMIC 55LL/ SP/ EF)