English
You are here:
Reed Solomon Decoder IP Core
A high performance, fully configurable Reed Solomon Decoder IP Core that is intended for use in a wide range of applications requiring forward error correction.
Features
- Continuous, very high-speed, time-domain Reed-Solomon decoding algorithm.
- Supports different Reed-Solomon coding standards.
- Code rate can be dynamically varied
- Parameterizable bits per symbol (M).
- Programmable codeword length (NVAL) with parameterizable maximum value (N).
- Programmable number of errors (TVAL) with parameterizable maximum value (T).
- Shortened codes supported (NVAL,TVAL).
- User configured primitive field polynomial.
- User configured generator polynomial.
- Synchronous design.
- Predictable decoder latency.
- Status and performance monitoring signals
Benefits
- Flexible
- Compact
- Cost-effective
Deliverables
- Verilog Source Code
- Test Bench
- Sample Syntheis scripts
- Dcumentation
View Reed Solomon Decoder IP Core full description to...
- see the entire Reed Solomon Decoder IP Core datasheet
- get in contact with Reed Solomon Decoder IP Core Supplier