Register, Configuration and Control Bus

A2R provides an interconnection mechanism between control registers in an ASIC design and any number of control devices; CPUs, debug ports etc.. The bus is especially suited for synthesizable designs. It is specifically developed to meet the challenges of long interconnect delays in large System-on-chip designs and can be tailored to match system clock rates.

• see the entire Register, Configuration and Control Bus datasheet
• get in contact with Register, Configuration and Control Bus Supplier