English
You are here:
Register File with low power retention mode, high speed pins on 1 side
Low Leakage. Mobile Semiconductor's Bulk 22 ULL Register file memory compiler generates single-port Register File instances using the Bulk 22ULL process. Each ultra-low leakage memory instance primarily uses low leakage HVT (LLHVT) devices and source biasing to minimize standby current. Read and write assist circuits ensure reliable operations with a periphery power supply as low as 0.72V.
View Register File with low power retention mode, high speed pins on 1 side full description to...
- see the entire Register File with low power retention mode, high speed pins on 1 side datasheet
- get in contact with Register File with low power retention mode, high speed pins on 1 side Supplier
Single port register file IP
- Single Port Register File compiler - Memory optimized for high density and high speed - compiler range up to 40 k
- Single Port Register File compiler - Memory optimized for high density and high speed - compiler range up to 40 k
- Single Port Register File compiler - Memory optimized for high density and speed - Dual Voltage - compiler range up to 40 k
- Single Port Register File compiler - Memory optimized for ultra high density and high speed - compiler range up to 20 k
- Single Port Register File compiler - Memory optimized for ultra high density and high speed - compiler range up to 20 k
- Single Port Register File compiler - Memory optimized for high density and speed - Dual Voltage - Compiler range up to 40 kbits