In-Chip Monitoring Subsystem for Process, Voltage & Temperature (PVT) Monitoring, TSMC 12FFC
ReRAM NVM in 130nm CMOS, S130
The technology is available in SkyWater 130nm CMOS process, proven in silicon, available for integration in users’ SoCs, and ready for production. The Weebit ReRAM IP module is provided in a wide range of capacities and features, and it can be customized per customer needs.
SkyWater’s 130nm technology node is a dual gate technology with 1.8V and 3.3V/5.0V devices. The technology supports up to five aluminum metal layers; and is mixed-signal enabled with native, extended drain, NPN and PNP BJTs, inductors, MIMs, etc. The technology offers a variety of thresholds to optimize for power and performance.
View ReRAM NVM in 130nm CMOS, S130 full description to...
- see the entire ReRAM NVM in 130nm CMOS, S130 datasheet
- get in contact with ReRAM NVM in 130nm CMOS, S130 Supplier
Block Diagram of the ReRAM NVM in 130nm CMOS, S130

NVM IP
- Universal NVM Express Controller (UNEX)
- The SST SuperFlash® IP is an embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability.
- NVM Express IP Core
- Memory (SRAM, DDR, NVM) encryption solution
- NVM FTP Trim in TSMC (180nm, 152nm, 130nm)
- High Performance NVMe for PCIe-based storage