RISC-V 64-bit Processor
The NOEL-V design shares elements with the high-performance LEON5 and introduces many improvements over the LEON4 pipeline.
The NOEL-V is interfaced using the AMBA 2.0 AHB bus and supports the IP core plug&play method provided in the Cobham Gaisler IP library (GRLIB). The processor can be efficiently implemented on FPGA and ASIC technologies and uses standard synchronous memory cells for caches and register file.
View RISC-V 64-bit Processor full description to...
- see the entire RISC-V 64-bit Processor datasheet
- get in contact with RISC-V 64-bit Processor Supplier
RISC-V IP
- RISC-V processor - 32 bit, 5-stage pipeline
- 64-bit RISC-V application processor core with 7-stage pipeline
- Compact RISC-V Processor - 32 bit, 3-stage pipeline, 32 registers
- 64-bit RISC-V application processor core with L2 cache coherence
- Compact RISC-V Processor - 32 bit, 3-stage pipeline, 16 registers
- Dual-issue, 64-bit RISC-V application processor core with 7-stage pipeline