English
You are here:
RISC-V 64-bit Processor
The NOEL-V is a synthesizable VHDL model of a 64-bit processor that implements the RISC-V architecture. The processor is the first released model in Cobham Gaisler's RiSC-V line of processors that complement the LEON line of processors.
The NOEL-V design shares elements with the high-performance LEON5 and introduces many improvements over the LEON4 pipeline.
The NOEL-V is interfaced using the AMBA 2.0 AHB bus and supports the IP core plug&play method provided in the Cobham Gaisler IP library (GRLIB). The processor can be efficiently implemented on FPGA and ASIC technologies and uses standard synchronous memory cells for caches and register file.
The NOEL-V design shares elements with the high-performance LEON5 and introduces many improvements over the LEON4 pipeline.
The NOEL-V is interfaced using the AMBA 2.0 AHB bus and supports the IP core plug&play method provided in the Cobham Gaisler IP library (GRLIB). The processor can be efficiently implemented on FPGA and ASIC technologies and uses standard synchronous memory cells for caches and register file.
View RISC-V 64-bit Processor full description to...
- see the entire RISC-V 64-bit Processor datasheet
- get in contact with RISC-V 64-bit Processor Supplier
RISC-V IP
- TESIC CC EAL5+ Secure Element IP Core
- Intelligent Sensor and Power Management Design Platform
- Digital and mixed-signal IP and ASIC RISC-V reference design for USB Type-C/PD power adapter/charger
- High-efficiency real-time scalar RISC-V CPU core
- Ultra-low power RISC-V microcontroller CPU core
- Compact RISC-V Processor - 32 bit, 3-stage pipeline, 32 registers