English
You are here:
RISC-V-based SoC template
IOb-SoC is a RISC-V SoC template written in Verilog, which users can download for free, modify, simulate and implement in FPGA or ASIC. It supports stand-alone and booting modes, and can use internal RAM or an external DDR controller via L1/L2 cache systems.
View RISC-V-based SoC template full description to...
- see the entire RISC-V-based SoC template datasheet
- get in contact with RISC-V-based SoC template Supplier
Block Diagram of the RISC-V-based SoC template IP Core
