RISC-V processor - 32 bit, 5-stage pipeline
The core includes optional L1 data and instruction caches, optional instruction and data TCM, optional 8 or 16 PMP regions, an interrupt controller and RISC-V Debug module optionally with PC trace.
Like with all Codasip RISC-V cores, it is possible to create custom instructions using Codasip Studio to extend the L50 or L50F and to generate corresponding hardware and software development kits.
View RISC-V processor - 32 bit, 5-stage pipeline full description to...
- see the entire RISC-V processor - 32 bit, 5-stage pipeline datasheet
- get in contact with RISC-V processor - 32 bit, 5-stage pipeline Supplier
Block Diagram of the RISC-V processor - 32 bit, 5-stage pipeline

RISC-V IP
- TESIC CC EAL5+ Secure Element IP Core
- Intelligent Sensor and Power Management Design Platform
- Digital and mixed-signal IP and ASIC RISC-V reference design for USB Type-C/PD power adapter/charger
- High-efficiency real-time scalar RISC-V CPU core
- Ultra-low power RISC-V microcontroller CPU core
- RISC-V processor with vector extension certified for ISO 26262 ASIL D ready