English
You are here:
RISC-V Processor - RV12 - 32/64 bit, Single Core CPU
The RV12 is a highly configurable single-issue, single-core RV32I, RV64I compliant RISC CPU intended for the embedded market. The RV12 is a member of the Roa Logic’s 32/64bit CPU family based on the industry standard RISC-V instruction set.
The RV12 implements a Harvard architecture for simultaneous instruction and data memory accesses. It features an optimizing folded 4-stage pipeline, which optimizes overlaps between the execution and memory accesses, thereby reducing stalls and improving efficiency.
Optional features include Branch Prediction, Instruction Cache, Data Cache, and Debug Unit. Parameterised and configurable features include the instruction and data interfaces, the branch-prediction-unit configuration, and the cache size, associativity, and replacement algorithms. Providing the user with trade offs between performance, power, and area to optimize the core for the application
The RV12 implements a Harvard architecture for simultaneous instruction and data memory accesses. It features an optimizing folded 4-stage pipeline, which optimizes overlaps between the execution and memory accesses, thereby reducing stalls and improving efficiency.
Optional features include Branch Prediction, Instruction Cache, Data Cache, and Debug Unit. Parameterised and configurable features include the instruction and data interfaces, the branch-prediction-unit configuration, and the cache size, associativity, and replacement algorithms. Providing the user with trade offs between performance, power, and area to optimize the core for the application
View RISC-V Processor - RV12 - 32/64 bit, Single Core CPU full description to...
- see the entire RISC-V Processor - RV12 - 32/64 bit, Single Core CPU datasheet
- get in contact with RISC-V Processor - RV12 - 32/64 bit, Single Core CPU Supplier
Block Diagram of the RISC-V Processor - RV12 - 32/64 bit, Single Core CPU
RISC-V Processor IP
- RISC-V processor with vector extension certified for ISO 26262 ASIL D ready
- Low-power 32-bit RISC-V processor
- 32-bit Embedded RISC-V Functional Safety Processor
- 64-bit RISC-V application processor core with 7-stage pipeline
- 64-bit RISC-V application processor core with L2 cache coherence
- 64-bit embedded processor, fully compliant with the RISC-V ISA