English
You are here:
RISC-V Processor With Posits
CRISP is a CPU Core built by integrating our PNU with 64-bit RISC-V Processor. RISC-V is a royalty free open-ISA. CRISP makes use of Bluespec Inc’s Flute core (open-source RISC-V) core. CRISP was extensively verified using Bluespec’s RV-factory.
CRISP as world’s first posit-capable RISC-V CPU was demonstrated at RISC-V Workshop in Zurich in June’19. CRISP –core in virtual form booting Linux and running C/C++ applications natively using posits was demonstrated using FPGAs.
CRISP can be used as the fundamental computing core for building posit-enabled System-on-Chip (SoCs) for many applications.
CRISP as world’s first posit-capable RISC-V CPU was demonstrated at RISC-V Workshop in Zurich in June’19. CRISP –core in virtual form booting Linux and running C/C++ applications natively using posits was demonstrated using FPGAs.
CRISP can be used as the fundamental computing core for building posit-enabled System-on-Chip (SoCs) for many applications.
View RISC-V Processor With Posits full description to...
- see the entire RISC-V Processor With Posits datasheet
- get in contact with RISC-V Processor With Posits Supplier
RISC-V Processor IP
- RISC-V processor - 32 bit, 5-stage pipeline
- Compact RISC-V Processor - 32 bit, 3-stage pipeline, 16 registers
- Compact RISC-V Processor - 32 bit, 3-stage pipeline, 32 registers
- Low-power 32-bit RISC-V processor
- RISC-V processor with vector extension certified for ISO 26262 ASIL D ready
- High-perf embedded MCU processor