RSA-ECC Public Key Accelerator Engine, 2K ops/sec, DPA Resistant
The DPA Resistant Hardware cores offer chipmakers an easy-to-integrate technology-independent soft-macro security solution with built-in side-channel resistance for cryptographic functions across a wide array of devices.
These high-performance cores provide a higher level of protection than standard security cores, while improving time-to-market, as all the cores are validated DPA countermeasures.
View RSA-ECC Public Key Accelerator Engine, 2K ops/sec, DPA Resistant full description to...
- see the entire RSA-ECC Public Key Accelerator Engine, 2K ops/sec, DPA Resistant datasheet
- get in contact with RSA-ECC Public Key Accelerator Engine, 2K ops/sec, DPA Resistant Supplier
Block Diagram of the RSA-ECC Public Key Accelerator Engine, 2K ops/sec, DPA Resistant

Rambus IP
- AES-ECB-CBC-CFB-OFB-CTR-GCM-XTS-CCM Crypto Accelerator
- AES-GCM Multi-channel upto 2Tbps Crypto Accelerator
- PCIe 6.0 Controller supporting Root Port, Endpoint, Dual-mode, Switch Port Configurations with native user interface
- AES-ECB-CBC-CFB-CTR-GCM 1 Billion Trace DPA Resistant Crypto Accelerator
- ICE-IP-338 High-speed XTS-GCM Multi Stream Inline Cipher Engine
- ICE-IP-358 High-speed XTS-GCM Multi Stream Inline Cipher Engine, DPA resistant