MIPI C-PHY v1.0 D-PHY v1.2 TX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5, N3P)
RSA-ECC Public Key Accelerator Engine, 50K ops/sec
The DPA Resistant Hardware cores offer chipmakers an easy-to-integrate technology-independent soft-macro security solution with built-in side-channel resistance for cryptographic functions across a wide array of devices.
These high-performance cores provide a higher level of protection than standard security cores, while improving time-to-market, as all the cores are validated DPA countermeasures.
View RSA-ECC Public Key Accelerator Engine, 50K ops/sec full description to...
- see the entire RSA-ECC Public Key Accelerator Engine, 50K ops/sec datasheet
- get in contact with RSA-ECC Public Key Accelerator Engine, 50K ops/sec Supplier