English
You are here:
SATA 3.2 PHY in TSMC 40nm LP
Features
- M31 SATA 3.2 has Compact IP size and easy for integrations , die size 0.37mm2 in 40nm process
- ltra low power consumption for SATA 6Gbps transfer , 78.6mW in 40nm process
- Extensive testability including various loopback modes
- Compliant with 6Gbps PHY Working Group Specification Revisions for Gen3i(6Gbps)
- Compliant with SATA 2.6 specification, Gen1i/m(1.5Gbps), Gen2i/m(3.0Gbps)
- Supports various power savings modes for ultra low-power operation, including SATA Partial and Slumber states, and IDDQ
- Supports reference clock frequencies of 25 MHz
- Programmable TX/RX parameters
- Available in 40nm and 55nm process
View SATA 3.2 PHY in TSMC 40nm LP full description to...
- see the entire SATA 3.2 PHY in TSMC 40nm LP datasheet
- get in contact with SATA 3.2 PHY in TSMC 40nm LP Supplier
SATA 3.2 PHY IP
- USB 3.2 PCIe 3.1 SATA 3.2 Combo PHY IP, Silicon proven in UMC 28HPC+
- USB 3.0 PCIe 2.0 SATA 3.0 Combo PHY IP, Silicon proven in TSMC 28HPC+
- USB 3.0 PCIe 2.0 SATA 3.0 Combo PHY IP, Silicon proven in SMIC 40LL
- USB 3.0 PCIe 2.0 SATA 3.0 Combo PHY IP, Silicon proven in TSMC 22ULP
- USB 3.0 PCIe 2.0 SATA 3.0 Combo PHY IP, Silicon proven in TSMC 16FF+
- USB 3.0 PCIe 3.0 SATA 3.0 Combo PHY IP, Silicon proven in SMIC 14SF+/SF++