The LDS SATA 3 HOST XA7 IP incorporates the Transport layer, the Link layer and the PHY layer on a Xilinx Artix 7 speed grade 2 FPGA. The LDS SATA 3 HOST XA7 IP is compliant with Serial ATA III specification and signaling rate is fixed to 6Gbs. The LDS SATA 3 HOST XA7 IP is fully synchronous with system frequency (Clock_sys) at 75MHz in case of 3Gbs speed selection and 150MHz in case of 6Gbs speed selection. The source code format is available for ease of customization. The customization can be done by Logic Design Solutions and DO254 documentation is available on request.
- The demo provided makes a Disk Read and Write performance test on each disk connected. A counter value is written on the disk and then read back.
- SATA 2
- Transfer Data : 80 Giga Byte data transfer with incompressible data.
- SAMSUNG 850 PRO 1TB SSD
- Sequential Write : 250 MBytes/s
- Sequential Read : 270 MBytes/s
Block Diagram of the SATA Host on Xilinx Zynq Artix 7