English
Low-leakage LDO in TSMC 22ULL to supply logic and analog domains (up to 3.63V input supply)
You are here:
SATA II PHY IP, Gen-2, UMC 90nm SP process
Serial ATA I II PHY, UMC 90nm SP/RVT Low-K Logic process.
View SATA II PHY IP, Gen-2, UMC 90nm SP process full description to...
- see the entire SATA II PHY IP, Gen-2, UMC 90nm SP process datasheet
- get in contact with SATA II PHY IP, Gen-2, UMC 90nm SP process Supplier