English
You are here:
Secure Clock
Secure Clock IP core is a PRNG-based hardware implementation of a random clock jitter injection and/or a random clock cycle inhibition. It is intended to clock feed all desired hardware, creating a secure clock domain within the System on Chip host. Each edge of the Secure Clock output is randomly delayed and/or randomly inhibited in order to make the experimental setup far more complex for the attacker. It significantly increases the needed acquisition traces used by side-channel analysis, and it fuzzes the relevant fault injection moment used by fault injection attacks.
View Secure Clock full description to...
- see the entire Secure Clock datasheet
- get in contact with Secure Clock Supplier
security ip IP
- High-security silicon IP core with a hardware root-of-trust
- RT-630 Programmable Root-of-Trust Security Processor for Cloud/AI/ML SoC FIPS-140
- RT-660 DPA-Resistant Programmable Root-of-Trust Security Processor for Govt/Aero/Defense FIPS-140
- RT-660-FPGA DPA-Resistant Programmable Root-of-Trust Security Processor for Govt/Aero/Defense FIPS-140
- RT-630-FPGA Programmable Root-of-Trust Security Processor for Cloud/AI/ML SoC FIPS-140
- RT-645 Programmable Root-of-Trust Security Processor for Automotive ASIL-D-ready