English
You are here:
SHA-256 Processor
This core is a fully compliant implementation of the Message Digest Algorithm SHA-256. It computes a 256-bit message digest for messages of up to (264 – 1) bits. Simple, fully synchronous design with low gate count.
Benefits
- FIPS 180-2 compliant.
- Suitable for data authentication applications.
- Fully synchronous design.
- Available as fully functional and synthesizable VHDL or Verilog soft-core.
- FPGA netlist available for various devices.
View SHA-256 Processor full description to...
- see the entire SHA-256 Processor datasheet
- get in contact with SHA-256 Processor Supplier
