English
You are here:
SHA512 & SHA384 core with APB interface
The eSi-SHA512 core is an easy to use SHA hash accelerator peripheral for both SHA512 and SHA3844.with an APB bus interface.
SHA3 is a cryptographic hash function designed by the United States National Security Agency and is a U.S. Federal Information Processing Standard published by NIST. There are various hash lengths that are supported in the NIST standard, this core supports SHA384 and SHA512.
SHA3 is a cryptographic hash function designed by the United States National Security Agency and is a U.S. Federal Information Processing Standard published by NIST. There are various hash lengths that are supported in the NIST standard, this core supports SHA384 and SHA512.
Features
- Simple register based interface
- 81 clock cycles per 1024 bits of input data
- AMBA 3 APB slave interface
- DMA flow-control interface
- Verilog 2001.
Benefits
- low gate-count
- easy to use
Deliverables
- RTL
- Testbench
- Software libraries
Block Diagram of the SHA512 & SHA384 core with APB interface
View SHA512 & SHA384 core with APB interface full description to...
- see the entire SHA512 & SHA384 core with APB interface datasheet
- get in contact with SHA512 & SHA384 core with APB interface Supplier