180nm FTP Non Volatile Memory for Standard CMOS Logic Process
Single Lane and Quad Lane 8Gbps PCIe3.0 PHY in Samsung 28LPP process
TERMINUS CIRCUITS’s PCIe GEN 3.0 PHY uses 32/16bit Data PIPE interface. It also supports lower power management states like L0s, L1, L1-sub-states and L2. PCIe Gen 3.0 PHY IP is available in Samsung 28nm LPP process.
* A limited number of Test Chips manufactured in Samsumg 28LPP (Single lane and Quad Lanes) are available for Early customers. Contact us for more details.
Features
- Quad PCIe 8/5/2.5 Gbps per lane
- Tight skew control of less than 1UI between lanes of the PMA
- Multi-tap Tx Finite Impulse Response (FIR) equalizer with multi-level de-emphasis
- Lowest latency
- Continuous time linear equalizer (CTLE) with programmable settings
- Programmable/automatic calibration of key circuits
- Support for bifurcation and quadfurcation modes
- Multi-tap Rx DFE (decision feedback equalizer)
- Programmable int./ext. loopback modes between TX and RX
- SRnS (Separate Reference no Spread) suppor
- Includes ESD structures
- Operation across a wide temperature range (-40 C to +125 C)
Benefits
- Higher Bandwidth in X4 mode.
- Lowest power consumption per Gbps data rates
- Supports higher loss channel
Deliverables
- Documentation
- Netlist
- Timing library
- Register map
- Verilog
- IBIS-AMI models
- LEF views
- LVS Schematic
- DRC reports
- Silicon
Applications
- Enterprise computing
- Storage networks
- Automotive
- GPU interfacing
- Server connectivity
- Network-on-Chip (NoC)
View Single Lane and Quad Lane 8Gbps PCIe3.0 PHY in Samsung 28LPP process full description to...
- see the entire Single Lane and Quad Lane 8Gbps PCIe3.0 PHY in Samsung 28LPP process datasheet
- get in contact with Single Lane and Quad Lane 8Gbps PCIe3.0 PHY in Samsung 28LPP process Supplier