English
You are here:
Single Port SRAM Compiler IP, Support Repair Features, UMC 55nm SP process
UMC 55nm SP Low_K Logic process synchronous high density Single Port SRAM memory compiler with row-pair redundancy.
View Single Port SRAM Compiler IP, Support Repair Features, UMC 55nm SP process full description to...
- see the entire Single Port SRAM Compiler IP, Support Repair Features, UMC 55nm SP process datasheet
- get in contact with Single Port SRAM Compiler IP, Support Repair Features, UMC 55nm SP process Supplier