Design & Reuse
Catalog of SIP Cores
System on Chip design resources

Single Port SRAM Compiler IP, UMC 55nm SP process

UMC 55nm SP Low-K Logic process Low Power synchronous high density Single Port SRAM memory compiler....