Single Port SRAM Compiler IP, UMC 55nm SP process
			UMC 55nm SP/RVT Low-K Logic process synchronous Low Power (PG-DC) using 0.425-Bit cell Single Port SRAM memory compiler....
			
			 
				
				You must be registered  with the D&R website to view the full search results, including:
				
				
					- 
					Complete datasheets for products
					
-   Contact Suppliers for information